


# G3HA Picasso System Block Diagram

STACKUP


TOP  
GND  
IN1  
IN2  
VCC  
IN3  
GND  
BOT





## APU PCIE

02

AMD APU	TOP BSQ	QBCON
Picasso R7-3700U	AJ03700UT01	
Picasso R5-3500U	AJ03500UT01	









6/20 del TPX2 for BKT NO TP issue


# 04



**EC H\_PROCHOT#**

46 VRHOT  RX119  "Short\_0201"

37 53.55 H\_PROCHOT#  RX120  "Short\_0201" APU\_PROCHOT# R

 CX123 | 220p25V 2 ||



Close to HDT & No remove

+1.8VSS


APU\_TDI 1K 1% 2 RX154

APU\_TRCK 1K 1% 2 RX155


APU\_TMS 1K 1% 2 RX156

APU\_TRST# 1K 1% 2 RX157

APU\_DBREQ# 1K 1% 2 RX158



# 05



The diagram illustrates the connection of several resistors to a 1.8VSS rail. The rail is connected to a terminal labeled '1.8VSS'. Five resistors are shown, each connected to the rail and a specific signal line:

- RX151** is connected to the rail and the **APU\_S\_I** signal line.
- RX166** is connected to the rail and the **APU\_S\_CS#** signal line.
- RX149** is connected to the rail and the **SPI\_TPM\_CS** signal line.
- RX168** is connected to the rail and the **TPM\_PI#RQ#** signal line.
- RX150** is connected to the rail and the **APU\_S\_CLK** signal line.

Each resistor is labeled with its value: **\*10K 5% 2**.

1213:change VGA\_RSTB for VGA sequence

3/18 : Check with BIOS (VGA\_RSTB)

2/21 : BIOS ROM change to 1.8V

The schematic diagram illustrates a two-stage LC oscillator circuit. The first stage, labeled YX1, features a 48MHz/15ppm crystal connected in series with two 3.9pF/25V capacitors, CX30 and CX31. The second stage, labeled YX2, includes a 32.768KHz/20ppm crystal connected in series with two 18pF/25V capacitors, CX32 and CX33. Both stages are biased using 1M\_5%\_4 resistors, RX81 and RX83. The circuit is powered by a 48M\_X1 and 48M\_X2 supply, and the output is connected to a 32K\_X1 and 32K\_X2 supply.

## BOARD ID SETTING

Board ID 0	Definition
0	NA(Default)
1	

Board ID [2:1]	Definition
00	N17P
01	N18P
10	N18E
11	NA

Board ID [5:4:3]	Definition (SATA port option)
000	NA(Default)
001	NA
010	NA
011	NA
100	NA
101	NA
110	NA
111	NA


Board ID [6]	Definition
0	G-Sensor(Default)
1	Non G-Sensor


Board ID [7]	Definition
0	NA(Default)
1	NA

Board ID [8]	Definition
0	None TPM
1	TPM

2/21 : Board ID need check with BIOS

## BOARD ID




**PROJECT : G3HA**  
Quanta Computer Inc.


Size Custom	Document Number RR 5/7(USB/STRAP)	Rev 1A
Date: Friday, June 21, 2019	Sheet 6 of	54

USB2 Port	Function
USB0/0	TYPE-C
USB0/1	TYPE-A
USB0/2	TYPE-A
USB0/3	BT
USB1/0	Camera
USB1/1	CARD READER

## STRAPS PINS





0130:correct power rail to S5



## REQUIRED STRAPS

	APU_SPI_CLK	SYS_RST# Int Pull-Up
PULL HIGH	Use 48Mhz crystal clock and generate both internal and external clocks DEFAULT	normal reset mode DEFAULT
PULL LOW	Use 100Mhz PCIe clock as reference clock and generate internal clocks only	short reset mode

## SMT require put on TOP side




USB TYPE C

U3B NORMAL



U3B NORMAL

USB3 Port	Function
USB0/0	TYPE-C
USB0/1	TYPE-A
USB0/2	TYPE-A
USB0/3	NC
USB1/0	NC

## CPU Thermal Protect




## Pipe Thermal Protect



Vender	Size	P/N (1.8V)
WND	16M	AKE5DZN0N01
GGD	16M	AKE5DZN0Q02
Socket		DG008000011

## SPI ROM Sharing (8M Byte)




From EC

From APU

5/15 change U20 PN to AKE5DZN0N01





RR DG: 9\*22UF+2\*1UF+4\*0.22uf+3\*180PF

### BOTTOM SIDE DECOUPLING UNDER APU


VDDIO\_MEM-DDR4:6A




If the VSS plane is cut to create a VDDIO\_MEM\_S3 plane, ceramic capacitors with NP0 or C0G dielectric are connected across the VDDIO\_MEM\_S3 and VSS plane split.

RR DG: 1\*22UF+3\*1UF


### BOTTOM SIDE DECOUPLING UNDER APU



RR DG: 1\*22UF+1\*1UF

$$1*22\text{IE}+2*1\text{IE}$$



## BOTTOM SIDE DECOUPLING UNDER APU




### BOTTOM SIDE DECOUPLING UNDER APU

RR DG: 1\*22UF+2\*1UF


RR DG: 1\*22UF+2\*1UF






### BOTTOM SIDE DECOUPLING UNDER APU



### BOTTOM SIDE DECOUPLING UNDER APU







### BOTTOM SIDE DECOUPLING UNDER APU




BOTTOM SIDE DECOUPLING UNDER APU


RR DG: 2\*22UF+8\*1UF+1\*180PF

S0 BOTTOM SIDE DECOUPLING UNDER APU









D

C

B

A

D

C

B

A



**PROJECT : G3HA**  
**Quanta Computer Inc.**

Size	
A	

Document Number  
PCH 3/7 (SATA/LPC/CLK)

Rev 1A
-----------


Date: Friday, June 21, 2019


Sheet 10 of 54



**PROJECT : G3HA**  
**Quanta Computer Inc.**

Size Custom	Document Number PCH 3/7 (SATA/LPC/CLK)	Rev 1A
Date: Friday, June 21, 2019	Sheet 11 of 54	1



	<b>PROJECT : G3HA</b> Quanta Computer Inc.		
	Size Custom	Document Number <b>PCH 4/7 (GPIO/MISC)</b>	Rev 1A
	Date: Friday, June 21, 2019	Sheet	12 of 54






**PROJECT : G3HA**  
**Quanta Computer Inc.**

Size C	Document Number <b>PCH 6/7 (POWER)</b>	Rev 1A
Date: Friday, June 21, 2019	Sheet	14 of 54





NB5


**PROJECT : G3HA**  
Quanta Computer Inc.

Size B	Document Number <b>PCH 7/7 (GND)</b>	Rev <b>1A</b>
Date Friday, June 21, 2019	Sheet 15 of	54




**PROJECT : G3HA**  
**Quanta Computer Inc.**

Size	Document Number	Rev
	<b>Strap Pins</b>	<b>1A</b>
Date: Friday, June 21, 2019	Sheet	16 of 54




5/8 Change CNM2 FP from "ddr4-as0a826-h4rb-7h-rvs-smt" to "ddr4-asaa826-h4rb5-7h-rvs-260p" for match ME DXF


Place these Caps near SODIMM



1uF/10uF 4pcs on each side of SODIMM




For EMI CAP



**PROJECT : G3HA**  
Quanta Computer Inc.


Size	Document Number	Rev
Custom	CHA0 DDR4 DIMM0-RVS(4.0H)	1A
Date: Friday, June 21, 2019	Sheet 17 of 54	




5/8 Change CNM1 FP from "ddr4-addr0205-p002a-std-260p" to "ddr4-asaa826-h4sb5-7h-std-260p" for match ME DXF

1024:del for layout limitation


### Local Thermal Sensor





**1uF/10uF 4pcs on each side of SODIMM**



For EMI CAP












Table 15.1 GPIO Descriptions for GB4D-128 Packages

GPIO Number	GPIO Name	I/O	Functional Description	I/O Termination
GPIO0	HWDD_PWM_VID	O	PWM Output to control HWDD	No PU/PD
GPIO1	GC6_GC6_FB_EN	I/O	FB Enable for GC6 2.1	10 kΩ pull-down

Table 15.1 GPIO Descriptions for GB4D-128 Packages (Continued)

GPIO Number	GPIO Name	I/O	Functional Description	I/O Termination
GPIO2	GC6_GPU_EVENT	I/O	GPU wake signal for GC6 2.1	10 kΩ pull-up to 1V8_AON, unless driven actively
GPIO3	UNUSED	O		
GPIO4	GC6_1V8_MAIN_EN	O	GPU power sequencing for GC6 2.1	10 kΩ pull-up to 1V8_AON
GPIO5	FRAME_LOCK*	I	Active low Frame Lock	10 kΩ pull-up to 1V8_AON
GPIO6	NVDD_PSI*	O	Phase Shedding Free Section 15.3.3	10 kΩ pull-up to 1V8_AON
GPIO7	LCD_BL_PWM	O	LCD Panel Backlight enable	100kΩ pull-down
GPIO8	MEM_VDD_CTL	O	Memory voltage control	Pull-up/pull-down to set the FBVDD/IQ power-on voltage
GPIO9	THERM_ALERT*	I/O	Active Low Thermal Alert	Open Drain 10 kΩ pull-up to 1V8_AON
GPIO10	MEM_VREF_CTL	O	Memory VREF Control	100 kΩ pull-down
GPIO11	LCD_VDD	O	Panel Power enable	100 kΩ pull-down
GPIO12	PWR_LEVEL	I	AC power detect or power supply over/under input	10K Pull Up
GPIO13	UNUSED			
GPIO14	HPD_IFPA*	I	Hot Plug Detect for IFPA	10K Pull Up to 1V8_AON
GPIO15	HPD_IFPB*	I	Hot Plug	10K Pull Up to 1V8_AON
GPIO16	UNUSED			
GPIO17	HPD_IFPD*	I	Hot Plug Detect for IFPD	10K Pull Up to 1V8_AON
GPIO18	HPD_IFPE*	I	Hot Plug Detect for IFPE	10K Pull Up to 1V8_AON
GPIO19	UNUSED			
GPIO20	GC6_INB_GC6	I/O		10K Pull Down
GPIO21	LCD_BLEN	O	LCD Panel Backlight enable	100K Pull Down
GPIO22	INA_HT* / ADC_MUX_SEL			2.2K Pull Up
GPIO23	Reserved			See circuit
GPIO24	UNUSED			100K Pull Down
GPIO25	FBVDD_PSI*	I		PU/PD with series resistor depending on PS1 topology
GPIO26	FP_FUSE			10K Pull Down
GPIO27	HPD_IFPC*	I	Hot plug detect for IFPC	10K Pull Up to 1V8_AON

STRAP[2:0] VRAM Table for N17P-G0 GDDR5 Recommended Memories

STRAP[2:0]	DESCRIPTION	Vendor	Vendor P/N	TOP P/N	QB P/N
0x0	GDDR5 16MBx32 7 Gm	SamSung E die	K4G803258P-RC28	AKG0000789	AKG0000788
0x1	GDDR5 16MBx32 7 Gm	MicroM die	M512550632RFP-701-A	AKG0000788	AKG0000788
0x2	GDDR5 16MBx32 7 Gm	HyunM die	H5G82402402R-RC	AKG0000788	AKG0000788
0x3	GDDR5 16MBx32 7 Gm	SamSung E die	K4G413258P-RC28	AKG0000790	AKG0000790
0x4	GDDR5 16MBx32 7 Gm	MicroM die	M512550632RFP-701-A	AKG0000790	AKG0000790
0x5	GDDR5 16MBx32 7 Gm	HyunM die	H5G82402402R-RC	AKG0000790	AKG0000790
0x6	GDDR5 16MBx32 7 Gm	SamSung E die	K4G413258P-RC28	AKG0000792	AKG0000792
0x7	GDDR5 16MBx32 7 Gm	MicroM die	M512550632RFP-701-A	AKG0000792	AKG0000792
0x8	GDDR5 16MBx32 7 Gm	HyunM die	H5G82402402R-RC	AKG0000792	AKG0000792
0x9	GDDR5 16MBx32 7 Gm	SamSung E die	K4G413258P-RC28	AKG0000794	AKG0000794
0xA	GDDR5 16MBx32 7 Gm	MicroM die	M512550632RFP-701-A	AKG0000794	AKG0000794
0xB	GDDR5 16MBx32 7 Gm	HyunM die	H5G82402402R-RC	AKG0000794	AKG0000794

STRAP[2:0] VRAM Table for N18P-G0 GDDR5 Recommended Memories

STRAP[2:0]	DESCRIPTION	Vendor	Vendor P/N	TOP P/N	QB P/N
0x0	GDDR5 16MBx32 7 Gm	SamSung E die	K4G803258P-RC28	AKG0000789	AKG0000788
0x1	GDDR5 16MBx32 7 Gm	MicroM die	M512550632RFP-701-A	AKG0000788	AKG0000788
0x2	GDDR5 16MBx32 7 Gm	HyunM die	H5G82402402R-RC	AKG0000788	AKG0000788
0x3	GDDR5 16MBx32 7 Gm	SamSung E die	K4G413258P-RC28	AKG0000790	AKG0000790
0x4	GDDR5 16MBx32 7 Gm	MicroM die	M512550632RFP-701-A	AKG0000790	AKG0000790
0x5	GDDR5 16MBx32 7 Gm	HyunM die	H5G82402402R-RC	AKG0000790	AKG0000790
0x6	GDDR5 16MBx32 7 Gm	SamSung E die	K4G413258P-RC28	AKG0000792	AKG0000792
0x7	GDDR5 16MBx32 7 Gm	MicroM die	M512550632RFP-701-A	AKG0000792	AKG0000792
0x8	GDDR5 16MBx32 7 Gm	HyunM die	H5G82402402R-RC	AKG0000792	AKG0000792
0x9	GDDR5 16MBx32 7 Gm	SamSung E die	K4G413258P-RC28	AKG0000794	AKG0000794
0xA	GDDR5 16MBx32 7 Gm	MicroM die	M512550632RFP-701-A	AKG0000794	AKG0000794
0xB	GDDR5 16MBx32 7 Gm	HyunM die	H5G82402402R-RC	AKG0000794	AKG0000794





Table 5.3 RAMCFG

Strap Pins	Strap Pins	Strap Pins	RAMCFG Setting Number
STRAP2	STRAP1	STRAP0	(see Memory RVL for memory configs corresponding to these numbers)
L	L	L	0 (0x000)
L	L	H	1 (0x001)
L	H	L	2 (0x002)
L	H	H	3 (0x003)
H	L	L	4 (0x004)
H	L	H	5 (0x005)
H	H	L	6 (0x006)
H	H	H	7 (0x007)
L	M	M	8 (0x008)
L	M	L	9 (0x009)
L	M	H	10 (0x00A)



N17P: NC  
N18P: Stuff

Jason change Q510/Q511 PP 1011

Jason change Q510/Q511 PP 1011

Jason change Q510/Q511 PP 1011

Jason change Q510/Q511 PP 1011

Jason change Q510/Q511 PP 1011

Jason change Q510/Q511 PP 1011

Jason change Q510/Q511 PP 1011

Jason change Q510/Q511 PP 1011

Jason change Q510/Q511 PP 1011

Jason change Q510/Q511 PP 1011

Jason change Q510/Q511 PP 1011

Jason change Q510/Q511 PP 1011

Jason change Q510/Q511 PP 1011

Jason change Q510/Q511 PP 1011

Jason change Q510/Q511 PP 1011

Jason change Q510/Q511 PP 1011

Jason change Q510/Q511 PP 1011

Jason change Q510/Q511 PP 1011

Jason change Q510/Q511 PP 1011

Jason change Q510/Q511 PP 1011

Jason change Q510/Q511 PP 1011

Jason change Q510/Q511 PP 1011

Jason change Q510/Q511 PP 1011

Jason change Q510/Q511 PP 1011

Jason change Q510/Q511 PP 1011

Jason change Q510/Q511 PP 1011

Jason change Q510/Q511 PP 1011

Jason change Q510/Q511 PP 1011

Jason change Q510/Q511 PP 1011

Jason change Q510/Q511 PP 1011

Jason change Q510/Q511 PP 1011

Jason change Q510/Q511 PP 1011

Jason change Q510/Q511 PP 1011

Jason change Q510/Q511 PP 1011

Jason change Q510/Q511 PP 1011

Jason change Q510/Q511 PP 1011

Jason change Q510/Q511 PP 1011

Jason change Q510/Q511 PP 1011

Jason change Q510/Q511 PP 1011

Jason change Q510/Q511 PP 1011

Jason change Q510/Q511 PP 1011

Jason change Q510/Q511 PP 1011

Jason change Q510/Q511 PP 1011

Jason change Q510/Q511 PP 1011

Jason change Q510/Q511 PP 1011

Jason change Q510/Q511 PP 1011

Jason change Q510/Q511 PP 1011

Jason change Q510/Q511 PP 1011

Jason change Q510/Q511 PP 1011

Jason change Q510/Q511 PP 1011

Jason change Q510/Q511 PP 1011

Jason change Q510/Q511 PP 1011

Jason change Q510/Q511 PP 1011

Jason change Q510/Q511 PP 1011

Jason change Q510/Q511 PP 1011

Jason change Q510/Q511 PP 1011

Jason change Q510/Q511 PP 1011

Jason change Q510/Q511 PP 1011

Jason change Q510/Q511 PP 1011

Jason change Q510/Q511 PP 1011

Jason change Q510/Q511 PP 1011

Jason change Q510/Q511 PP 1011

Jason change Q510/Q511 PP 1011

Jason change Q510/Q511 PP 1011

Jason change Q510/Q511 PP 1011

Jason change Q510/Q511 PP 1011

Jason change Q510/Q511 PP 1011

Jason change Q510/Q511 PP 1011

Jason change Q510/Q511 PP 1011

Jason change Q510/Q511 PP 1011

Jason change Q510/Q511 PP 1011

Jason change Q510/Q511 PP 1011

Jason change Q510/Q511 PP 1011

Jason change Q510/Q511 PP 1011

Jason change Q510/Q511 PP 1011

Jason change Q510/Q511 PP 1011

Jason change Q510/Q511 PP 1011

Jason change Q510/Q511 PP 1011

Jason change Q510/Q511 PP 1011

Jason change Q510/Q511 PP 1011

Jason change Q510/Q511 PP 1011

Jason change Q510/Q511 PP 1011

Jason change Q510/Q511 PP 1011

Jason change Q510/Q511 PP 1011

Jason change Q510/Q511 PP 1011

Jason change Q510/Q511 PP 1011

Jason change Q510/Q511 PP 1011

Jason change Q510/Q511 PP 1011

Jason change Q510/Q511 PP 1011

Jason change Q510/Q511 PP 1011

Jason change Q510/Q511 PP 1011

Jason change Q510/Q511 PP 1011

Jason change Q510/Q511 PP 1011

Jason change Q510/Q511 PP 1011

Jason change Q510/Q511 PP 1011

Jason change Q510/Q511 PP 1011

Jason change Q510/Q511 PP 1011

Jason change Q510/Q511 PP 1011

Jason change Q510/Q511 PP 1011

Jason change Q510/Q511 PP 1011

Jason change Q510/Q511 PP 1011

Jason change Q510/Q511 PP 1011

Jason change Q510/Q511 PP 1011

Jason change Q510/Q511 PP 1011

Jason change Q510/Q511 PP 1011

Jason change Q510/Q511 PP 1011

Jason change Q510/Q511 PP 1011

Jason change Q510/Q511 PP 1011

Jason change Q510/Q511 PP 1011

Jason change Q510/Q511 PP 1011

Jason change Q510/Q511 PP 1011

Jason change Q510/Q511 PP 1011

Jason change Q510/Q511 PP 1011

Jason change Q510/Q511 PP 1011

Jason change Q510/Q511 PP 1011

Jason change Q510/Q511 PP 1011

Jason change Q510/Q511 PP 1011

Jason change Q510/Q511 PP 1011

Jason change Q510/Q511 PP 1011

Jason change Q510/Q511 PP 1011

Jason change Q510/Q511 PP 1011

Jason change Q510/Q511 PP 1011

Jason change Q510/Q511 PP 1011

Jason change Q510/Q511 PP 1011

Jason change Q510/Q511 PP 1011

Jason change Q510/Q511 PP 1011

Jason change Q510/Q511 PP 1011

Jason change Q510/Q511 PP 1011

Jason change Q510/Q511 PP 1011

Jason change Q510/Q511 PP 1011

Jason change Q510/Q511 PP 1011

Jason change Q510/Q511 PP 1011


Jason change Q510/Q511 PP 1011

Jason change Q510/Q511 PP 1011

Jason change Q510/Q511 PP 1011

Jason change Q510/Q511 PP 1011


Jason change Q510/Q511 PP 1011





Note:

BOTH GP107 and TU117-G5 NEED  
NC AF30, AF32, AK31, AM34, E34, F30, M30, M34,  
A30, A9, B2, B23, D22, D78, D9, E4


If N18P only, connect these pin to GND  
If N17P/N18P co-layout, leave these pin NC  
If N17P only, leave these pin NC




Jason remove those FGC6 1023





Overt temp ckt for NVVDD



NVVDD POWER GOOD LOOPBACK





Jason add For Power off sequence 1023



	GC6_1V8_MAIN_EN	GC6FBN	NB_FGC6	1V8_AON	1V8_MAIN	NVVDD	PEX_VDD	FBVDDQ
POWER ON	1	0	0	ON	ON	ON	ON	ON
GC6	0	1	0	ON	OFF	OFF	OFF	ON
FGC6	0	1	1	ON	ON	OFF	ON	ON



GPU All power good






Channel 1  
<32-63>

MF=1 mirrored



Command Ball on GPU		DRAM Signal Definition
For DRAM(s) tied to DQ[31:0]	For DRAM(s) tied to DQ[63:32]	
FBA_CMD0	FBA_CMD16	CS*
FBA_CMD1	FBA_CMD17	A3_BA3
FBA_CMD2	FBA_CMD18	AZ_BA0
FBA_CMD3	FBA_CMD19	A4_BA2
FBA_CMD4	FBA_CMD20	A5_BA1
FBA_CMD5	FBA_CMD21	WE*
FBA_CMD6	FBA_CMD22	A7_A8
FBA_CMD7	FBA_CMD23	A6_A11
FBA_CMD8	FBA_CMD24	AB1*
FBA_CMD9	FBA_CMD25	A12_RFU
FBA_CMD10	FBA_CMD26	A0_A10
FBA_CMD11	FBA_CMD27	A1_A9
FBA_CMD12	FBA_CMD28	RAS*
FBA_CMD13	FBA_CMD29	RST*
FBA_CMD14	FBA_CMD30	CKE*
FBA_CMD15	FBA_CMD31	CAS*

Command Ball on GPU	DRAM Signal Definition
FBA_CMD32 (do not connect to DRAM)	(not used)
FBA_CMD33 (do not connect to DRAM)	(not used)
FBA_CMD34 (do not connect to DRAM)	DEBUG0
FBA_CMD35 (do not connect to DRAM)	DEBUG1



Jason change 1023  
Follow N18P EBoard bit swap connection

Channel 0  
<0~31>  
MF=0 Non-mirrored

Channel 1  
<32~63>

MF=1 mirrored

0808 EMI request





Table 9.4 GDDR5 Command Mapping (GB4C-128 & GB2C-64 packages)


Command Ball on GPU		DRAM Signal Definition
For DRAM(s) tied to DQ[31:0]	For DRAM(s) tied to DQ[63:32]	
FBA_CMD0	FBA_CMD16	CS*
FBA_CMD1	FBA_CMD17	A3_BA3
FBA_CMD2	FBA_CMD18	A2_BA0
FBA_CMD3	FBA_CMD19	A4_BA2
FBA_CMD4	FBA_CMD20	A5_BA1
FBA_CMD5	FBA_CMD21	WE*
FBA_CMD6	FBA_CMD22	A7_A8
FBA_CMD7	FBA_CMD23	A6_A11
FBA_CMD8	FBA_CMD24	AB1*
FBA_CMD9	FBA_CMD25	A12_RFU
FBA_CMD10	FBA_CMD26	A0_A10
FBA_CMD11	FBA_CMD27	A1_A9
FBA_CMD12	FBA_CMD28	RAS*
FBA_CMD13	FBA_CMD29	RST*
FBA_CMD14	FBA_CMD30	CKE*
FBA_CMD15	FBA_CMD31	CAS*

Table 9.5 GDDR5 DEBUG Command Lines

Command Ball on GPU	DRAM Signal Definition
FBA_CMD32 (do not connect to DRAM)	(not used)
FBA_CMD33 (do not connect to DRAM)	(not used)
FBA_CMD34 (do not connect to DRAM)	DEBUG0
FBA_CMD35 (do not connect to DRAM)	DEBUG1

21.24 MEM\_VREF\_CTL MEM\_VREF\_CTL Jason changen QG15 FP 1012  
PJ138K QG16


## LID Switch




## ***Touch screen***



2/13 : Del TS Power



**eDP Conn.**



**PROJECT : G3HA**  
Quanta Computer Inc.

Size Custom	Document Number <b>LCD CONN/LID/CAM</b>	Rev 1A
Date: Friday, June 21, 2019	Sheet 26 of 54	



4,5,6,7,17,18,21,26,28,32,33,35,36,37,38,39,46,48,49,50,51,52,53

26,28,32,38,48,54

+3V  
+5V

01/11 change to 0 ohm for NV suggest

TX2_HDMI+	R20426	6.8/F 4	TX2_HDMI+CN
TX2_HDMI-	R20428	6.8/F 4	TX2_HDMI+CN
TX1_HDMI+	R20431	6.8/F 4	TX1_HDMI+CN
TX1_HDMI-	R20433	6.8/F 4	TX1_HDMI+CN
TX0_HDMI+	R20443	6.8/F 4	TX0_HDMI+CN
TX0_HDMI-	R20445	6.8/F 4	TX0_HDMI+CN
TXC_HDMI+	R20436	6.8/F 4	TXC_HDMI+CN
TXC_HDMI-	R20438	6.8/F 4	TXC_HDMI+CN

1/11 modify for HDMI2.0

01/11 unstuff for HDMI output from GPU

EMI Solution

TX2_HDMI+	R20427	*120 1% 2	TX2_HDMI-
TX1_HDMI+	R20432	*120 1% 2	TX1_HDMI-
TX0_HDMI+	R20444	*120 1% 2	TX0_HDMI-
TXC_HDMI+	R20437	*120 1% 2	TXC_HDMI-


11/04 modify for HDMI2.0

11/03 modify for HDMI2.0


21 GPU_D0	C20637	0.1U/16V 4	TX0_HDMI+
21 GPU_D0#	C20638	0.1U/16V 4	TX0_HDMI-
21 GPU_D1	C20629	0.1U/16V 4	TX1_HDMI+
21 GPU_D1#	C20632	0.1U/16V 4	TX1_HDMI-
21 GPU_D2	C20626	0.1U/16V 4	TX2_HDMI+
21 GPU_D2#	C20628	0.1U/16V 4	TX2_HDMI-
21 GPU_CLK	C20633	0.1U/16V 4	TXC_HDMI+
21 GPU_CLK#	C20634	0.1U/16V 4	TXC_HDMI-
21 GPU_DDCCLK			
21 GPU_DDCDATA			

HDMI SMBus Isolation

Close to HDMI connector



ESD



1125 Reserve ESD protection component


1125 SWAP

02/08 U20018 - U20017 change to BC001043Z00 by sourcer suggest


01/15 update to DFHD19MR440

2/21 : add HDMI HPD circuit to CPU


HDMI HPD Circuit



2KV ESD protection




Head Phone out




HOLE


## USB BC1.2



## USB 3.0





## ESD











3/25 : change DB conn

## Daughter Board



## Power LED






**HDD****TYPE-C****Add Type-C A/B side recognition****CC/SBU Overvoltage protection****TYPE C USB ESD****TYPE-C CONN**

33



2/21 : BIOS ROM change to 1.8VS5


## TPM (1.2 or 2.0)



## IR CAM

2/13 : Del IR CAM




## Accelerometer Sensor





**PROJECT : G3HA**  
Quanta Computer Inc.


Size	Document Number	Rev
B	TPM/IR CAM/Sensor	1A
Date: Friday, June 21, 2019	Sheet 34 of 54	











 <b>NB5</b>	<b>PROJECT : G3HA</b> <b>Quanta Computer Inc.</b>		
	Size Custom	Document Number <b>EC (IT8987)</b>	Rev <b>1A</b>
Date Tuesday, June 25, 2016   Sheet 37 of 64			


KEYBOARD Con.





KEYBOARD PULL-UP




KB LIGHT CONN




FAN







## Touch Pad Connector



## HOLE






**PROJECT : G35P**  
Quanta Computer Inc.

Size Custom	Document Number <b>RF Solution</b>	Rev 1A
Date: Friday, June 21, 2019 Sheet 40 of 55		


51280-01201-V01

15.6"




+VIN 26,38,40,41,43,44,46,47,48,52  
 +3VS5 4,5,6,7,23,32,33,37,39,43,44,48,53,54  
 +5VS5 28,30,32,43,44,45,46,47,48,49,52,53  
 +3VPCU 6,7,30,32,33,37,38,41,54,55  
 +5VPCU 28,41,48,53

Do Not add test pad on LDO pin



Do Not add test pad on VCC & LDO pin



USB Charge support	Ra	Rb
(No support)	Stuff	NA
(Support)	NA	Stuff



Default setting

Do Not add test pad on VCC & LDO pin

Link H/W prociot circuit


3VCC is to make use of internal driver 10mA maximum when heavy loading (internal current limit is 15mA typ.)






+VIN 26,38,40,41,42,44,46,47,48,52  
+5VSS 28,30,32,42,44,45,46,47,48,49,52,53  
+1.2VSUS 7,17,18  
DDR\_VTT 17,18  
+2.5VSUS 17,18

+VIN	26,39,40,41,42,43,46,47,48,52
+3VS5	4,5,6,7,23,32,33,37,39,42,43,48,53,54
+5VS5	28,30,32,42,43,45,46,47,48,49,52,53
+0.95V	4,7,37
+1.8VS5	4,5,6,7,34,45,48,53
MAINON	30,37,43,44,48,53





Vo	Rton
0.95V	82k
1V	84.5k
1.05V	95.3k
1.35V	113k
1.5V	127k

	R1		
Raven	1.27K	CS21272FB15	0.9V
Stoney / Bristol	1.91K	CS21912FB13	0.95V
	3.16K	CS23162FB04	1.05V




**PROJECT : G7C**  
**Quanta Computer Inc.**

Size Custom	Document Number <b>+0.95V/+1.8VS5</b>	Rev 1A
Date: Friday, June 21, 2019   Sheet 44 of 55		




	R1		
Raven	12.7K	CS31272FB17	0.9V
Stoney/Bristol	18.7K	CS31872FB19	0.95V
	31.6K	CS33162FB14	1.05V




Bristol VDDP=1.05V  
Stoney VDDP=0.95V






FP5 APU 35W  
 CPU CORE Volt  
 Countinue current:53A  
 Peak current:70A  
 OCP\_TDC:90A  
 OCP\_SPIKE:120A  
 LL= -0.7mV/A



+3V 4,5,6,7,17,18,21,26,27,28,32,33,35,36,37,38,39,46,49,50,51,52,53  
 +5V 26,27,28,32,38,54  
 +3VS5 4,5,6,7,23,32,33,37,39,42,43,44,53,54  
 +5VS5 28,30,32,42,43,44,45,46,47,49,52,53  
 +3VSUS 39  
 +3VLAVCC 35









GPU Design N18P-G0	PR712 Stuff	PL720 Unstuff	PL721 Unstuff	SPCAP 3pcs
N17P-G1 50W	Unstuff	Stuff	Stuff	3pcs
N17P-G0 K1 / N17P-G0 40W	Unstuff	Stuff	Stuff	2pcs

[illegible]


```
N18P G0/G0 MaxQ/40W/29W
GPU CORE Volt
Cintinue current:45A/35A
Peak current: 150A/6uSec.
OCP Minimum: 195A.
LL=
VBOOT=0.8V
Eff > 86%
DC < +/- 20mV
Setting time <100us
```





```
N17P-G1 (50W)-- support 4phase
N17P-G0 (40W) --support 3 phase
N17P-G0 K1 (40W)--support 3phase
Continue current: 59A/50A/39A
Peak current: 124A/100A/111A
OCP Minimum: 160A/130A/140A
LL=
VBOOT=0.8V
Eff > 86%
DC < +/- 20mV
Setting time <100uS
```








+5VS5 28,30,32,42,43,44,45,46,47,48,49,53  
 NVDD 22,23,49,50,51  
 +VIN\_GPU\_TOTAL 50  
 1V8\_AON 19,21,22,23,49,53  
 FBVDDQ\_MEM 20,22,23,24,25  
 +VIN 26,38,40,41,42,43,44,46,47,48



**Fsw: 300KHz**

	Ra	Re	Rf	OCP
N18P G0 1-Phase	Stuff	48.7K	80.6K	25A
N18E G0 2-Phase	Unstuff	47.5K	78.7K	48A

Default setting



Default setting





GPU Design	PR1501	PL1501	SPCAP
N18P-G0	Stuff	Unstuff	1pcs
N17P-G0 /N17P-G0 K1	Unstuff	Stuff	1pcs

**N18P-G0/G0 MAX Q(40W/29W)**  
**FBVDDQ\_MEM=1.5V**  
**EDP-C: 14A/14A**  
**EDP-P: 20A**  
**OCP minimum: 24A**  
**LL=0m V/A**


**N17P-G0/G0 K1(40W/40W)**  
**FBVDDQ\_MEM=1.5V**  
**EDP-C: 11A/11A**  
**EDP-P: 13A/11A**  
**OCP minimum: 24A**  
**LL=0m V/A**


FBVDDQ_MEM	R1	R2	GPU Type
1.55V-1.35V	34.8K	53.6K	
1.5V_1.35V	30.9K	69.8K	N18P_ N17P_ GDDR5
1.25V_1.35V	21K	80.6K	N18E_ GDDR6
Fix 1.35V	21K	Open	
Fix 1.5V	30.1K	Open	
MEM_VDD_CTRL	FBVDDQ_MEM		
1	1.5V_1.55V		
0	1.35V		

Default setting



UPI OVR Setting	R1	R2
N18E G3 (150W+)	127	127
N18E G2 (115W to 130W )	143	143
100W to 110W	165	165
N18E-G0,N18E-G1 (75W to 90W) N18E-G2 MaxQ,N18E-G3 MaxQ	215	215
N18P G0 N18P G0 MaxQ N18E G0 MaxQ ( 70W or Lower )	357	357





## 20190618-NA

